

DEPARTMENT: ELECTRICAL

SEMESTER: 3RD

NAME: DIGITAL FUNDAMENTAL SUBJECT

CODE: 3130704

FACULTY NAME: SUNIL PATEL

ASSIGMENT 3: SEQUENTIAL CIRCUIT

- 1. With logic diagram and truth table explain the working JK Flip flop. What is race-around condition in JK flip-flop?
- 2. Explain the working of 4 bit asynchronous counter
- 3. Explain latches vs flip flop (ii) Level and Edge triggering
- 4. Explain edge triggered SR and JK Flip flop
- 5. Explain working of master-slave JK flip-flop with necessary logic diagram
- 6. Explain Shift register with its types.
- 7. Explain Johnson Counter
- 8. Explain Universal Shift Register
- 9. Design Mod 5 using 3 bit ripple counter
- 10. Explain 4 bit UP DOWN Counter



COLLEGE OF ENGINEERING & TECHNOLOGY